Please type a plus sign (+) inside this box [+]

Approved for use through 09/30/00. OMB 0651-0032 Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b)

Attorney Docket No	P.	Attor	ney	Docket	t No
--------------------	----	-------	-----	---------------	------

04509.P010

Total Pages

PTO/SB/05 (12/97)

First Named Inventor or Application Identifier Pauline Yeung

Express Mail Label No. <u>EL431887034US</u>

ADDRESS TO:

Assistant Commissioner for Patents

Box Patent Application Washington, D. C. 20231

APPI	ICATIO	NFI	EMENTS

See MPEP chapter 600 concerning utility patent application contents.

Fee Transmittal Form 1.

(Submit an original, and a duplicate for fee processing)

2. Specification (Total Pages 16)

(preferred arrangement set forth below)

- Descriptive Title of the Invention
- Cross References to Related Applications
- Statement Regarding Fed sponsored R & D
- Reference to Microfiche Appendix
- Background of the Invention
- Brief Summary of the Invention
- Brief Description of the Drawings (if filed)
- Detailed Description
- Claims
- Abstract of the Disclosure
- Drawings(s) (35 USC 113) (Total Sheets 6) 3.
- (Total Pages 5____) Oath or Declaration 4.
 - X Newly Executed (Original or Copy)
 - Copy from a Prior Application (37 CFR 1.63(d)) (for Continuation/Divisional with Box 17 completed) (Note Box 5 below)
 - DELETIONS OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
- Incorporation By Reference (useable if Box 4b is checked) 5. The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by

reference therein.

6. Microfiche Computer Program (Appendix)

	Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)				
	a Computer Readable Copy b Paper Copy (identical to computer copy)				
	c. Statement verifying identity of above copies				
	ACCOMPANYING APPLICATION PARTS				
8. 9.	X Assignment Papers (cover sheet & documents(s)) a. 37 CFR 3.73(b) Statement (where there is an assignee)				
	b. Power of Attorney				
10.	English Translation Document (if applicable)				
11.	a. Information Disclosure Statement (IDS)/PTO-1449				
	b. Copies of IDS Citations				
12.	Preliminary Amendment				
13.	X Return Receipt Postcard (MPEP 503) (Should be specifically itemized)				
14.	a. Small Entity Statement(s)				
	b. Statement filed in prior application, Status still proper and desired				
15.	Certified Copy of Priority Document(s) (if foreign priority is claimed)				
	V				
16.	X Other: COPY OF POSTCARD WITH EXPRESS MAIL LABEL				
17.	If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:				
'	Continuation Divisional Continuation-in-part (CIP)				
	of prior application No:				
	or prior application ino.				
18.	Correspondence Address				
	Customer Number or Bar Code Label				
	(Insert Customer No. or Attach Bar Code Label here)				
x					
NV	ME Paramita Ghosh				
NAM					
	BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP				
	BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP				
ADE	BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP DRESS 12400 Wilshire Boulevard				

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Dated: april 7, 2000

Date of Deposit: April 7, 2000

D. C. 202/31

"Express Mail" mailing label number: <u>EL431887034US</u>

Paramita Ghosh Reg. No. 42,806

EXPRESS MAIL CERTIFICATE OF MAILING

I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Mail Post Office to Addressee" service on the date indicated above and that this paper or fee has been addressed to BOX: PATENT APPLICATION, Assistant Commissioner for Patents, Washington,

ture of person mailing paper or fee)		
signed)		
	FI 437.	887034
	, ,	00103-
CONTRACTOR OF THE CONTRACTOR O	_ y N	ı
Serial/Patent No.: unassigned	Filing/Issue Date:herewith	1
Client: Owners Widden Motorowled		·
Title: Isochronous Queue And	Buffer Management	
PCT7 Elle No.: 04509.P010	Atty/Secty Initials: TMC/PXG/cz	
DS12 File No	They/seety initiates.	
Date Mailed: 4/7/00	Docket Due Date.	
	atent & Trademark Office on the date stamped hereon: Express Mail NELL431887034US Check No. 33399	
Amendment/Response (pgs.)	700.00	
Appeal Brief (pgs.\(\)\(i^*\) triplicate) Application - Utility (16gs., with cover and abstract)	Month(s) Extension of Time Month(s) Extension of Time Main: 33386 Check No. 33386	
	☐ Issue Fee Transmittal Amt: 40.00	
Application - Rule 1.53(b) Continuation (pgs.) Application - Rule 1.53(b) Divisional (pgs.)	☐ Notice of Appeal	
Application - Rule 1.53(b) CIP (pgs.)	Petition for Extension of Time	
Application - Rule 1.53(d) CPA Transmittal (pgs.)	Petition for	
Application - Design (pgs.)	Postcard	
Application - PCT (pgs.)	Power of Attorney (pgs.)	
Application - Provisional (pgs.)	Preliminary Amendment (pgs.)	
Assignment and Cover Sheet	Reply Brief (pgs.)	
Certificate of Mailing	Response to Notice of Missing Parts	
Declaration & POA (pgs.)	Small Entity Declaration for Indep. Inventor/Small Business	
Disclosure Doos & Oig & Copy of Inventor's Signed Letter (pgs)	Transmittal Letter, in duplicate	
Drawings: 6 # of sheets includes 6 figures	Fee Transmittal, in duplicate	1

UNITED STATES PATENT APPLICATION FOR

ISOCHRONOUS QUEUE AND BUFFER MANAGEMENT

INVENTORS:

PAULINE YEUNG

PREPARED BY:

Blakely, Sokoloff, Taylor & Zafman, LLP 12400 Wilshire Boulevard Seventh Floor Los Angeles, CA 90025-1026

(408) 720-8598

"Express Mail" mailing label number:	EL431887034US
Date of Deposit: April 7, 2000	
I hereby certify that I am causing this paper	or fee to be deposited with the United States
Postal Service "Express Mail Post Office to	
above and that this paper or fee has been ad	dressed to the Assistant Commissioner for
Patents Washington, D. C. 20231	
Carla Zavala	
(Typed or printed name of person mailing p	aper or fee)
	• ,
(Signature of person mailing paper or fee)	
(Date signed)	

10

15

20

ISOCHRONOUS QUEUE AND BUFFER MANAGEMENT

FIELD OF THE INVENTION

The present invention relates generally to switches. More specifically, the present invention relates to isochronous queue and buffer management in switches.

BACKGROUND OF THE INVENTION

The IEEE Standard for a High Performance Serial Bus, IEEE Std. 1394-1995 published August 30, 1996 (1394-1995 Standard) and its progeny provide a high speed serial protocol which permits implementation of high speed data transfers. The existing progeny includes P1394a Draft Standard for a High Performance Serial Bus (1394a Standard) and P1394b Draft Standard for a High Performance Serial Bus (1394b Standard). Generically, systems implementing 1394-1995, 1394a, 1394b or subsequent revisions and modifications thereof are referred to herein as 1394 systems.

The IEEE 1394 standard is an international standard for implementing a highspeed serial bus architecture, which supports both asynchronous and isochronous format data transfers. The IEEE 1394 standard defines a bus as a non-cyclic interconnect. Within a non-cyclic interconnect, devices may not be connected together so as to create loops.

In networks, switches filter and forward packets between local area network segments. In packet switching, packets are individually routed between nodes with no previously established communication path. An algorithm is used to route packets to their destination through the most expedient route. The destination computer reassembles the packets in their appropriate order. Packet switching optimizes the use of bandwidth

10

15

available in a network and minimizes the latency (the time it takes for a packet to cross a network connection, from sender to receiver).

In a 1394 network with multiple 1394 buses and 1394 switches, all the 1394 buses should be synchronous. But due to cycle skewing, the cycle start packets are not all generated at the same time in different 1394 buses. Cycle skewing occurs when a large asynchronous packet is sent over a bus and the large packet is late, which may delay the start of the next cycle.

In a switch, there may be packets arriving from different ingress ports routed to one egress port. Because of cycle skewing, a packet from one cycle may arrive in the egress port after a packet from a subsequent cycle.

Packets being switched may also be transmitted out of order from the switch because a first packet arriving before a second packet at a switch may not be completely received before the second packet is completely received. Thus, the second packet would be sent out before the first packet because the second packet was completely received before the first packet.

SUMMARY OF THE INVENTION

A method of processing packets in a switch is described. A first queue is selected from at least three queues based on the cycle number (C) of a cycle and flushed at the start of cycle C. At least one isochronous packet is received over a bus during the cycle.

5 The packet is placed in a second queue based on the cycle number.

BRIEF DESCRIPTION OF THE DRAWINGS

Features and advantages of the prevention invention will be apparent to one skilled in the art in light of the following detailed description in which:

Figure 1 is a block diagram of one embodiment of a switch in a communications

network;

Figure 2 is a block diagram of one embodiment of a switch;

Figure 3 is a block diagram of packet processing in one embodiment of a switch;

Figure 4 is a block diagram of buffer management in one embodiment of a switch;

Figure 5 is a block diagram of delay adjustment in one embodiment of a switch; and

Figure 6 is a flow diagram for packet processing in one embodiment of a switch.

DETAILED DESCRIPTION

A method and system for a method and system for isochronous queue and buffer management are described.

In the following detailed description of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be apparent to one skilled in the art that the present invention may be practiced without these specific details. In some instances, well-known structures and devices are shown in block diagram form, rather than in detail, in order to avoid obscuring the present invention.

10

5

Figure 1 is a block diagram of one embodiment of the switch in a communications network. Switch 20 is connected to devices 1-5, a wide area network 7 and a local area network 6. Devices 1-5 may include audio, video and/or audio/video devices including storage systems and telecommunications. The wide area network may include the internet or proprietary network or a television communications network.

15

Figure 2 is a block diagram of one embodiment of a switch. Figure 2 shows a switch 220 including a processor 228 and a buffer 229. The processor 228 directs operations within the switch 220 and the buffer 229 stores switched packet streams to be transmitted, as described below. Switch 220, according to one embodiment, is configured to switch packets on a IEEE 1394 Standard Serial Bus.

20

Figure 3 is a block diagram of packet processing in one embodiment of a switch.

Figure 3 illustrates a switch 320 having ingress ports 321-324 and egress ports 331-334.

The number of ingress ports and egress ports in the switch may vary depending on the application and how many devices or buses are served by the switch.

10

15

20

Each ingress port 321-324 receives a stream of packets. Ingress port 321 receives a stream of packets including packets 311a-b, 312a-b, and 313a-b. Ingress port 322 receives a stream of packets including packets 311c-d, 312c-d, and 313c-d. Ingress port 323 receives a stream of packets including packets 311e-f, 312e-f, and 313e-f. Ingress port 324 receives a stream of packets including packets 311g-h, 312g-h, and 313g-h. Each ingress port 321-324 may be associated with an IEEE Standard 1394 Bus (not shown) or other connections or channels including ethernet, asynchronous transfer mode (atm), T-1 or T-3 carrier, OC-X or any other suitable connection. Packets in packet streams 311-313 may be isochronous packets, according to one embodiment, or any other type of packet that is suitable.

Figure 3 shows packet streams 311-313 arriving at ingress ports 321-324 as follows: packets 311a-h arrive at ingress ports 321-324 during cycle (N) 351, packets 312a-h arrive at ingress ports 321-324 during cycle (N + 1) 352, and packets 312a-h arrive at ingress ports 321-324 during cycle (N + 2) 353.

Figure 3 shows packet stream 311 leaving switch 320 through egress ports 331-334 at cycle (N + 2) 353. Packets 311 arriving at switch 320 at cycle N may be switched during cycles (N), (N + 1) and, possibly (N + 2). The packets 311 are sent out during cycle (N + 2), two cycles after they arrive. As shown in egress cycles 351 and 352, packets 309, which arrived during cycle (N - 2) (not shown) are sent out at cycle (N) 351 and packets 310, which arrived during cycle (N - 1) (not shown) are sent out at cycle (N + 1) 352.

The minimum delay of a 1394 isochronous packet in a 1394 switch is two 1394 cycles. Thus, the 1394 switch 320 uses a buffer management system, as discussed below, to assure that packets arriving at a cycle (N) 351 are sent out in a cycle (N + 2) 353.

Figure 4 is a block diagram of a buffer management system in one embodiment of a switch. In the embodiment shown, buffer management system 450 includes four queues Q0-Q3 451-454 each having a Used pointer 451-454a and a Free pointer 451-454b. Although the buffer management system 450 shown in figure 4 includes four queues, three queues may be used instead. Each egress port 331-334 has a buffer management system 450 including four queues Q0-Q3 451-454.

In the embodiment shown, packet streams 411, 412, and 413 have arrived at a switch 320. Packet streams 411-413 include packets 411a-411d, 412a-412d and 413a-413d, respectively. The queue numbers correspond to the cycle of the switch 320 in which the packet streams 411-413 will be sent out. As shown by block 435, a packet stream P0(C0) 413, where (C0) represents a time stamp of cycle C0, arrives at cycle C0 and will be sent out at cycle C2.

As egress packet queues 451-454 are filled up, the free pointer values 451-454b are set at free = n, where n represents the point at which packets may be added to queues 451-454. Thus, as shown with reference to Q2 453, free pointer 453b points to the free space after packet 413c, where packet 413d is to be received.

Also, as the packet queues 451-454 are filled up, the used pointer value is set to represent the next packet to be transmitted, as shown by pointers 451-454a. As shown with reference to Q2 453, used pointer 453a is set to 0 and points to space from which the next packet is to be transmitted from the queue Q2 453, through an egress port 331-334

10

5

15

20

of switch 320. With reference to Q0 451, which is in the process of transmitting packets, the used pointer value 451a equals m, where m represents the space from which the next packet will be sent.

When an packet queue 451-454 is flushed or cleared, a used pointer value 451-454b is set to 0 to show that the space from which the next packet is to be transmitted. As shown with reference to Q3 454, used pointer 454b points to the space from which the next packet is to be transmitted from queue Q3 454, through an egress port 331-334 of switch 320. Also, when an packet queue 451-454 is flushed or cleared, a free pointer value is set to 0 to show that the queue is empty. As shown with reference to Q3 454, to show that the queue 454 is free, 454a is set to 0 to point to the place in queue Q3 454 where the next packet may be placed.

At any given cycle C of the switch 320, there are isochronous packets in the switch 320 which arrived in cycle C, C - 1 557, and C - 2 556. To guarantee the packets are sent in the proper cycle, at least three packet queues are needed for every egress port.

Figure 5 is a block diagram of delay adjustment in one embodiment of a switch. A delay adjustment may become necessary where cycle skewing, as described above, occurs. A switch 320 includes an inbound cycle 525, a transition cycle 526 and an outbound cycle 527. Packet streams 511a-d, 512a-d, 513a-d, and 514a-d are received at switch 320 during cycles C - 3 555, C - 2 556, C - 1 557, and C 558 of the inbound cycle of the switch.

In the embodiment shown, input packets 511 comes in at inbound cycle C - 3 555 and input packets 512 starts to come in at inbound cycle C - 2 556 of inbound cycle 525. However input packet stream 512 includes packet 512d which comes in at the end of

15

20

10

5

10

15

20

cycle C - 2 556 and almost in cycle C - 1 557. Thus, cycle C - 2 556 is expanded from 556a to accommodate the late packet and cycle C - 1 557 is shortened.

In transition cycle 526, packets 512a and 512b of input packets 512 are switched during cycle C - 2 556 and placed in the appropriate egress packet queue 451-454, while packets 512c and 512d are switched at cycle C - 1 557 and placed in the appropriate packet queue 451-454. Because packets 512 arrived during inbound cycle C - 2 556, it will be buffered to go out at cycle C even though a few of the packets were late. Thus, input packets 512 is sent out at cycle C 558 of outbound cycle 527.

Packets 511, received at cycle C - 3 555 is switched during cycle C - 2 556 of the transition cycle, and sent out at cycle C - 1 557. However, packets 511 need not be switched at cycle C - 2 556. Packets 513, which is received during cycle C - 1 557 is switched during cycles C - 1 557 and C 558, and will be sent out during cycle C + 1, not shown. Packet 513a is switched during cycle C - 1 557 and packets 513b-d are switched during cycle C 558. Also, as shown, packets 514a-b are switched at cycle C 558, the cycle during which packets 514 was input.

Figure 6 is a flow diagram for packet processing in one embodiment of a switch. At processing block 671, a first queue is selected based on the cycle number of the egress cycle of the switch 220. At processing block 672, the first queue is flushed at the start of the cycle. At processing block 673, an isochronous packet is received over a bus. At processing block 674, the packet is placed in a packet queue based on the cycle number of the cycle. The multiple packet queues Q0-Q3 451-454 are used in each egress port of the 1394 switch to resolve the order of packets that will depart in different cycles according to the egress 1394 cycle time.

10

15

Thus, if n queues are used for each port, where $n \ge 3$, packets that arrived in cycle C would go to queue number (C + 2) % n (where % stands for remainder). In cycle C, the egress port sends packets from queue (C % n). Thus, if cycle number C is 5 and the number of queues equals 4, the egress port will send packets from queue number Q1, since the remainder of (5/4) is one.

When a packet stream 411 arrives at the egress port, as represented in processing block 673, a packet buffer 451-454 is allocated from the packet buffer pool to hold the complete packet. When this packet departs, there is no need to free the memory associated with this packet buffer. Rather at the beginning of each cycle C, all memory in the packet buffer pool associated with packet queue number (C - 1) % n is reclaimed. Thus if the cycle number is 5 and the number of queues equals 4, Q0 451 would be flushed at the beginning of cycle five while Q1 is being filled up. Thus, the queue being filled, the queue being flushed and the queue having packets transmitted are all based on the cycle number of the 1394 switch.

In the foregoing specification, the invention has been described with reference to specific embodiments thereof. It will, however, be evident that various modifications and changes can be made thereto without departing from the broader spirit and scope of the invention as set forth in the appended claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

Claims

I claim:

- 1 1. A method of processing packets in a switch comprising:
- 2 selecting a first queue from at least three queues in a switch based on the cycle
- 3 number (C) of a cycle;
- 4 flushing the first queue at the start of the cycle;
- 5 receiving at least one isochronous packet over a bus during the cycle;
- 6 placing the packet in a second queue based on the cycle number.
- 1 2. The method of claim 1 further comprising:
- 2 transmitting the packet from the second queue after two cycles.
- 1 3. The method of claim 1 wherein the first queue is chosen from four queues.
- 1 4. The method of claim 1 wherein the first queue is associated with a cycle that has a
- 2 cycle number of C minus 1.
- 1 5. The method of claim 1 wherein the first queue is the same as the second queue.
- 1 6. The method of claim 1 wherein the first queue number is equal to the remainder
- 2 of (C-1)/n wherein n is the number of queues in the switch.
- 1 7. The method of claim 1 wherein the second queue number is equal to the
- 2 remainder of (C+2)/n wherein n is the number of queues in the switch.

- 1 8. The method of claim 1 further comprising:
- 2 transmitting packets in cycle C from a third queue wherein the queue number of
- 3 the third queue is equal to the remainder of C/n wherein n is the number of queues in the
- 4 switch.
- 1 9. The method of claim 1 further comprising:
- setting a free pointer in the first queue to 0 at the end of the cycle; and
- 3 setting a used pointer in the first queue to 0.
- 1 10. The method of claim 1 further comprising:
- setting a used pointer in the second queue to 0 at the end of the cycle; and
- 3 setting a free pointer in the second queue to n.
- 1 11. A system of processing packets in a bus switch comprising:
- 2 means for storing data in queues;
- 3 means for selecting appropriate queuing means for each set of incoming data;
- 4 means for directing the set of incoming data to the appropriate queuing means;
- 5 and
- 6 means for flushing data from the queuing means.
- 1 12. The system of claim 11 further comprising means for receiving the incoming data
- 2 and wherein the incoming data includes isochronous packets.
- 1 13. A switch in a network comprising:
- 2 a buffer memory including at least three egress queues; and


- a processor configured to direct incoming isochronous packets into one of the
- 4 egress queues based on a cycle number of the switch and configured flush another of the
- 5 egress queues based on the cycle number.
- 1 14. The switch of claim 13 wherein the switch is configured to be used with at least
- 2 one bus.
- 1 15. The switch of claim 13 wherein the switch is configured to be used with a
- 2 connection selected from the group: ethernet bus, asynchronous transfer mode bus, and
- 3 IEEE 1394 standard bus.
- 1 16. The switch of claim 13 further comprising:
- 2 at least one ingress port; and
- 3 at least one egress port
- 4 wherein each egress port is associated with at least three egress queues.
- 1 17. The switch of claim 16 wherein the egress queues store data to be transmitted by
- 2 the processor from each egress port.
- 1 18. The switch of claim 13 wherein the buffer memory includes four queues.
- 1 19. The switch of claim 13 wherein the processor is configured to direct the incoming
- 2 isochronous packets into the egress queue number equal to the remainder of (C + 2)/n
- 3 wherein n is the number of queues in the switch.

- 1 20. The switch of claim 13 wherein the processor is configured to flush the egress
- 2 queue number equal to the remainder of (C 1)/n wherein n is the number of queues in
- 3 the switch.
- 1 21. The switch of claim 13 wherein the processor is configured to transmit the
- 2 isochronous packets from the egress queue number equal to the remainder of C/n wherein
- 3 n is the number of queues in the switch.

ABSTRACT

A method of processing packets in a switch. A first queue is selected from at least three queues based on the cycle number (C) of a cycle and flushed at the start of cycle C. At least one isochronous packet is received over a bus during the cycle. The packet is placed in a second queue based on the cycle number.

04509.P010






Figure 2




Figure 3




Figure 4




Figure 5




Figure 6

Attorney's Docket No.: 04509.P010 Patent

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

ISC	OCHRONOUS QUEUE AND BU	FFER MANAGEMENT	
the specificati	on of which		
_ <u>x</u>		ition Number Application Number	_ as
		(if applicable	<u> </u>

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s	<u>s)</u>			iority <u>aimed</u>
(Number)	(Country)	(Day/Month/Year	Filed) Ye	es No
(Number)	(Country)	(Day/Month/Year	Filed) Ye	es No
(Number)	(Country)	(Day/Month/Year	Filed) Ye	es No
I hereby claim the benefit provisional application(s)	under title 35, United States isted below:	s Code, Section 119	(e) of any Unite	ed States
(Application Number)	Filing Date			
(Application Number)	Filing Date			
is not disclosed in the prio of Title 35, United States 0 known to me to be materia	and, insofar as the subject r United States application Code, Section 112, I acknow at to patentability as defined available between the filidate of this application:	in the manner provious wledge the duty to d I in Title 37, Code of	ded by the first isclose all inforr Federal Regula	paragraph mation ations,
(Application Number)	Filing Date	(Status	patented, pending, aban	doned)
(Application Number)	Filing Date	(Status	patented, pending, aban	doned)
part of this document) as r	ns listed on Appendix A he my respective patent attorn n, to prosecute this applicat nected herewith.	eys and patent ager	its, with full pov	ver of
Send correspondence to	Paramita Ghosh (Name of Attorney or Ag		, SOKOLOFF,	TAYLOR &
ZAFMAN LLP, 12400 Will telephone calls to	shire Boulevard 7th Floor Paramita Ghosh (Name of Attorney or Ag	r, Los Angeles, Cal , (408) 720-	ifornia 90025 a 8300.	and direct

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First	t In y entor <u>Pauline Sai-Fun Yeun</u> g)				
Inventor's Signature	Carline Sp James	Date	April 6, 2000			
	San Jose, California					
	(City, State)	,	(Country)			
Post Office Address	1539 Lyle Drive San Jose, California, 95129					
Full Name of Second/J	loint Inventor					
Inventor's Signature _	·	Date				
Residence		Citizenship				
	(City, State)		(Country)			
Post Office Address	-					
Full Name of Third/Joint Inventor						
Inventor's Signature _		Date	·			
Residence						
	(City, State)		(Country)			
Post Office Address						
_		**************************************				
Full Name of Fourth/Jo	pint Inventor					
Inventor's Signature _		Date				
Residence		_ Citizenship				
	(City, State)	- · ·	(Country)			
Post Office Address _						
_						

APPENDIX A

William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. P42,261; Aloysius T. C. AuYeung, Reg. No. 35,432; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Bradley J. Bereznak, Reg. No. 33,474; Michael A. Bernadicou, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; Gregory D. Caldwell, Reg. No. 39,926; Ronald C. Card, Reg. No. 44,587; Andrew C. Chen, Reg. No. 43,544; Thomas M. Coester, Reg. No. 39,637; Alin Corie, Reg. No. P46,244; Dennis M. deGuzman, Reg. No. 41,702; Stephen M. De Klerk, under 37 C.F.R. § 10.9(b); Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Robert Andrew Diehl, Reg. No. 40,992; Sanjeet Dutta, Reg. No. P46,145; Matthew C. Fagan, Reg. No. 37,542; Tarek N. Fahmi, Reg. No. 41,402; Paramita Ghosh, Reg. No. 42,806; James Y. Go, Reg. No. 40,621; James A. Henry, Reg. No. 41,064; Willmore F. Holbrow III, Reg. No. P41,845; Sheryl Sue Holloway, Reg. No. 37,850; George W Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; William W. Kidd, Reg. No. 31,772; Sang Hui Kim, Reg. No. 40,450; Eric T. King, Reg. No. 44,188; Erica W. Kuo, Reg. No. 42,775; Kurt P. Leyendecker, Reg. No. 42,799; Michael J. Mallie, Reg. No. 36,591; Andre L. Marais, under 37 C.F.R. § 10.9(b); Paul A. Mendonsa, Reg. No. 42,879; Darren J. Milliken, Reg. 42,004; Lisa A. Norris. Reg. No. 44,976; Chun M. Ng, Reg. No. 36,878; Thien T. Nguyen, Reg. No. 43,835; Thinh V. Nguyen, Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42,036; Daniel E. Ovanezian, Reg. No. 41,236; Marina Portnova, Reg. No. P45,750; Babak Redjaian, Reg. No. 42,096; William F. Ryann, Reg. 44,313; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Jeffrey Sam Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; John F. Travis, Reg. No. 43,203; George G. C. Tseng, Reg. No. 41,355; Joseph A. Twarowski, Reg. No. 42,191; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Mark L. Watson, Reg. No. P46,322; Thomas C. Webster. Reg. No. P46,154; Charles T. J. Weigell, Reg. No. 43,398; Kirk D. Williams, Reg. No. 42,229; James M. Wu, Reg. No. 45,241; Steven D. Yates, Reg. No. 42,242; and Norman Zafman, Reg. No. 26,250; mv patent attornevs, and Justin M. Dillon, Reg. No. 42,486; my patent agent, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, and James R. Thein, Reg. No. 31,710, my patent attorney.

APPENDIX B

Title 37, Code of Federal Regulations, Section 1.56

<u>Duty to Disclose Information Material to Patentability</u>

- (a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclosure information exists with respect to each pending claim until the claim is cancelled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is cancelled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclosure all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:
 - (1) Prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) The closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.
- (b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made or record in the application, and
- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
 - (2) It refutes, or is inconsistent with, a position the applicant takes in:
 - (i) Opposing an argument of unpatentability relied on by the Office, or
 - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

- (c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:
 - (1) Each inventor named in the application;
 - (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.
- (d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.